

US009064771B2

(12) United States Patent

Yutani et al.

(10) Patent No.: US 9,064,771 B2

(45) **Date of Patent:**

Jun. 23, 2015

(54) SOLID-STATE IMAGE SENSING DEVICE AND METHOD OF MANUFACTURING THE SAME

(71) Applicant: RENESAS ELECTRONICS

CORPORATION, Kawasaki-shi,

Kanagawa (JP)

(72) Inventors: Akie Yutani, Kawasaki (JP); Yasutaka

Nishioka, Kawasaki (JP)

(73) Assignee: RENESAS ELECTRONICS

CORPORATION, Kanagawa (JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/257,746

(22) Filed: Apr. 21, 2014

(65) **Prior Publication Data**

US 2014/0225174 A1 Aug. 14, 2014

Related U.S. Application Data

- (62) Division of application No. 13/265,513, filed as application No. PCT/JP2009/058127 on Apr. 24, 2009, now Pat. No. 8,728,853.
- (51) Int. Cl. *H01L 21/00* (2006.01) *H01L 27/146* (2006.01)
- (52) U.S. Cl.

CPC *H01L 27/14643* (2013.01); *H01L 27/14603* (2013.01); *H01L 27/14609* (2013.01); *H01L 27/14685* (2013.01); *H01L 27/14689* (2013.01)

(58) Field of Classification Search

None

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

 2003/0234432
 A1
 12/2003
 Song et al.

 2004/0046193
 A1
 3/2004
 Park et al.

 2004/0147068
 A1
 7/2004
 Toyoda et al.

 2005/0122417
 A1
 6/2005
 Suzuki

 2007/0012863
 A1
 1/2007
 Han

 (Continued)

FOREIGN PATENT DOCUMENTS

CN 1477715 A 2/2004 JP 2000-012822 A 1/2000

(Continued)

OTHER PUBLICATIONS


Notice of Allowance U.S. Appl. No. 13/265,513 dated Jan. 6, 2014. (Continued)

Primary Examiner — Sonya D McCall Shepard (74) Attorney, Agent, or Firm — McDermott Will & Emery LLP

(57) ABSTRACT

By selectively anisotropically etching a stack film formed to cover a plurality of photodiodes and a gate electrode layer of a MOS transistor, the stack film remains on each of the plurality of photodiodes to form a lower antireflection coating and the stack film remains on a sidewall of the gate electrode layer to form a sidewall. Using the gate electrode layer and the sidewall as a mask, an impurity is introduced to form a source/drain region of the MOS transistor. After the impurity was introduced, an upper antireflection coating is formed at least on a lower antireflection coating. At least any of the upper antireflection coating is etched such that the antireflection coatings on the two respective photodiodes are different in thickness from each other.

2 Claims, 35 Drawing Sheets



US 9,064,771 B2Page 2

	U.S. PATENT	ces Cited DOCUMENTS Doi et al. Narui	JP 2006-040986 A 2/2006 JP 2006-261596 A 9/2006 JP 2008-041958 A 2/2008 JP 2009-026848 A 2/2009 WO 03/096421 A1 11/2003 WO 2007/055141 A1 5/2007		
FOREIGN PATENT DOCUMENTS		NT DOCUMENTS	OTHER PUBLICATIONS		
JP JP JP JP JP	2000-196051 A 2004-023107 A 2004-228425 A 2004-235609 A 2004-335588 A 2005-142510 A	7/2000 1/2004 8/2004 8/2004 11/2004 6/2005	Non-Final Office Action U.S. Appl. No. 13/265,513 dated Aug. 21, 2013. Non-Final Office Action U.S. Appl. No. 13/265,513 dated Jul. 8, 2013. Office Action Taiwanese Patent Application No. 099108135 dated Oct. 27, 2014 with English translation.		

FIG.1





FIG.2



(C) MOS TRANSISTOR SUB ΡW (B) PIXEL 2 SUB

FIG.3

(C) MOS TRANSISTOR PR1 SUB GЕ Ü M SUB (B) PIXEL 2 NR1 PW As, P etc. PD SUB ਲ (A) PIXEL 1 NR1 PW As, P etc. PD

(C) MOS TRANSISTOR PR1A Ω SUB ВE ਲ $\ddot{\circ}$ ΜM GE PR1A ۵ SUB G NR1 PW (B) PIXEL 2 B etc. PD CI GE PR1A SUB G NR1 PW (A) PIXEL 1 B etc. PD

(C) MOS TRANSISTOR NR2 PW SUB NR2 As, - <u>1</u>2 As, P etc. As, P etc. SUB Ξ \Box (B) PIXEL 2 NR1 PW Ъ PR2 As, P etc. NR2 SUB CI GE ਲ (A) PIXEL 1 NR1 PW PD PR2

P etc.

S

NR2 PW SUB NR2

SUB

Μ

SUB

М

<u>.</u> ප

PD NR1

PR

 $\overline{\mathbf{G}}$

PD NR.

G

(C) MOS TRANSISTOR SF (B) PIXEL 2 SL (A) PIXEL 1

(C) MOS TRANSISTOR NR2 PW SUB NR2 SW G SL2 ΝS NR2 SL1 SUB 덍 G \overline{c} PR3 NR1 PW (B) PIXEL 2 SL2 PD SL SL1 SL2 SW NR2 SL1 SUB GE $\overline{\mathbf{G}}$ $\ddot{\circ}$ PR3 NR1 PW (A) PIXEL 1 SL2 PD SL SL1

FIG.8

ŏ (C) MOS TRANSISTOR NR2 OX NR3 NR2 GI NR2 NR3 PW SUB SUB\NR3 OX / P etc. SW GE SL1 $\ddot{\circ}$ (B) PIXEL 2 NR1 PW Ы SL2 S. SL1 GI NR2 OX SL2 SUB NR3 SW SL1 명 PR4 ĕ (A) PIXEL 1 SL1 SL2 Ы PR

FIG


ŏ (C) MOS TRANSISTOR GI NR2 OX NR3 NR2 GI NR2 NR3 SL1 SL2 ΝS PW SUB GE PR5 SUB NR3 OX SL1 SL2 SW GE PR5 (B) PIXEL 2 NR1 PW SL1 SL2 Ы SF PR GI NR2 OX SL2 SUB NR3 SW SL1 명 \Box PR5 NR1 PW (A) PIXEL 1 SL1 SL2 Ы SL

FIG. 10

SW ŏ SL1 (C) MOS TRANSISTOR GI NR2 OX NR3 NR2 GI NR2 NR3 PW SUB AL GE SUB\NR3 OX SL2 ΝS SL1 /GE AL SL2 М (B) PIXEL 2 В NR1 AR GI NR2 OX SL2 SUB NR3 ΝS SL1 SL2 NR1 PW (A) PIXEL 1 Ы SLI

FIG. 11

FIG.12



(C) MOS TRANSISTOR ٦ GI NR2 OX NR3 NR2 GI NR2 NR3 ΝŠ PW SUB SL1 SUB NR3 OX SW SL1 ЭE AL(B) PIXEL 2 NR1 PW SL2 Ы AR SL1 SL2 GI NR2 OX SUB\NR3 ΝS SL1 ВE $\overline{\mathbf{c}}$ NR1 PW SL2 (A) PIXEL 1 Ы AL SL1

FIG. 13

(C) MOS TRANSISTOR GI NR2 OX NR3 NR2 GI NR2 NR3 ٦ SL2 SW PW SUB SL1 $\overline{\mathbf{c}}$ ٩ SUB NR3 OX SL2 SW SL1 ЭE $\ddot{\circ}$ AL(B) PIXEL 2 SL2 В AR NR1 SL1 GI NR2 OX SW SL1 ЭE CI $\mathsf{A}\mathsf{\Gamma}$ ₽W (A) PIXEL 1 SL1 SL2 Ы ĄR

FIG.14

ŏ

GI NR2 OX NR3 NR2 GI NR2 NR3 (C) MOS TRANSISTOR II CI SL1 SL2 PW SUB SW GE 끙 SUB NR3 OX CI SL1 SL2 SW AL GE NR1 PW (B) PIXEL 2 SL1 SL2 PD AR GI NR2 OX SUB NR3 CI SL1 SL2 SW SL1 SL2 II AL GE NR1 PW (A) PIXEL 1 PD PR \forall

FIG.16
(A) PIXEL 1 (B) PIXEL 2





FIG. 17




ŏ

₫

GI NR2 OX NR3 NR2 GI NR2 NR3 (C) MOS TRANSISTOR CI SL1 SL2 PW SUB SW SUB\NR3 OX CI SL1 SL2 PL 1L 굽 MS. \forall NR1 PW (B) PIXEL 2 Ы AR GI NR2 OX CI SL1 SL2 PL SUB\NR3 SW |GE | IL | II AL NR1 PW (A) PIXEL 1 Ы

Jun. 23, 2015



ŏ (D) MOS TRANSISTOR GI NR2 OX NR3 NR2 GI NR2 NR3 SL2 ΝS PW SUB SL1 밍 $\ddot{\circ}$ PR5 SUB\NR3 OX SL2 SW SL1 GЕ NR1 PW PR5 В (C) B PIXEL SL1 SL2 S PR GI NR2 OX SUB NR3 ΝS SL1 뜅 PR NR1 PW Ы (B) G PIXEL SL2 22 SL1 NR2 OX SL2 SUB NR3 ΝS SL1 ЗE <u>U</u> \Box NR1 PW PR5 Ы (A) R PIXEL SL1 SL2 SL PR

FIG.20




FIG.21

ŏ (D) MOS TRANSISTOR ¥ NR2 OX NR3 NR2 GI NR2 NR3 NS. PW SUB SL1 AL GE $\ddot{\circ}$ SUB NR3 OX SL2 SWSL1 AL GE $\ddot{\Xi}$ $\ddot{\circ}$ NR1 PW Ъ (C) B PIXEL SL2 SL PR SL1 SL2 GI NR2 OX SUB NR3 ΝS SL1 AL GE NR1 PW Ы (B) G PIXEL SL2 SL PR SL1 SL1 SL2 NR2 OX SUB NR3 SW AL GE U C $\mathsf{PR}6$ NR1 PW PD (A) R PIXEL SL2 SLPR SL1

FIG.22

ŏ (D) MOS TRANSISTOR NR2 OX NR3 NR2 GI NR2 NR3 AL SL2 ΝS PW SUB SL1 gE \overline{c} ALSUB NR3 OX SL2 ΝS SL1 ЭE ਲ Μ PD (C) B PIXEL I.H. SL2 AR PR SL1 SL2 NR2 OX SW SUB NR3 SL1 gE 5 AL Μ Ы NR1 (B) G PIXEL SL2 AR SL1 PR SL2 GI NR2 OX SUB\NR3 SΝ SL1 g NR1 PW PD (A) R PIXEL SL2 AR SL1 PR AL

FIG.23

(D) MOS TRANSISTOR SL2 ΝS NR2 PW SUB G NR3 ŏ SL2 ΝS NR2 SUB SL1 g $\overline{\mathbf{G}}$ $\ddot{\circ}$ ΡW PR4 Ы NR. (C) B PIXEL SL2 SL PR SL1 NR3 SL2 ΝS NR2 SL1 SUB GE ਹ $\ddot{\circ}$ NR1 PW PR4 PD (B) G PIXEL SL2 SL PR SL1 NR3 SL2 SWNR2 SL1 SUB GE $\overline{\mathbf{G}}$ \Box ⊏ PR4 NR1 PW Ъ (A) R PIXEL SL₂ SL PR

FIG.24




FIG.25

ŏ (D) MOS TRANSISTOR SL2 NR2 NR3 SW SL1 PW SUB NR2 OX NR3 NR2 GI AL2 AL AL.1 SUB\NR3 OX SL2 ΝS SL1 AL1 AL2 GE G М ALЫ (C) B PIXEL NR. SL2 PR SL SL1 NR2 OX SUB\NR3 SW SL1 5 AL1 AL2 GE $\overline{\circ}$ Μ PD NR1 (B) G PIXEL SL2 PR S SL1 GI NR2 OX SUB\NR3 SW SL1 AL1 AL2 GE M В (A) R PIXEL SL2 SL SL1

FIG.26




FIG.27


ŏ (D) MOS TRANSISTOR SL2 NR2 NR3 SLI PW SUB NR2 OX NR3 NR2 GI \Box AL2 AL AL1 SUB\NR3 OX SW SL1 ਹ ЗE NR1 PW PD SL2 AL1 (C) B PIXEL P.R SL1 NR2 OX SL2 SUB\NR3 ΝS SL1 GE Ü AL2 M∆ PD SL2 AL1 (B) G PIXEL NR1 AR. PR SL1 GI NR2 OX SUB\NR3 SWSL1 GE AL2 NR1 PW PD SL2 AL1 (A) R PIXEL AR. PR SL1

FIG.28

ŏ (C) MOS TRANSISTOR NR2 OX NR3 NR2 GI NR2 NR3 SL1 SL2 SWPW SUB \Box PR6 SUB\NR3 OX SW SL1 GE - '5 PR6 ARE AL (B) PIXEL 2 M SL2 Ы AR NR1 SL1 PR GI NR2 OX SUB NR3 SW SL1 GE PR6 ARE \Box ٩٢ (A) PIXEL 1 NR1 PW SL2 В

FIG.29

Jun. 23, 2015



ŏ

(C) MOS TRANSISTOR GI NR2 OX NR3 NR2 GI NR2 NR3 H. SL2 SW PW SUB SL1 CH AL SUB NR3 OX HO SL2 SW ARE SL1 (B) PIXEL 2 NR1 PW SL2 PD AR SL1 PR CH OH GI NR2 OX SUB NR3 SW ARE SL1 $\ddot{\circ}$ ΡV (A) PIXEL 1 SL2 Ы AL SL1


ŏ (C) MOS TRANSISTOR GI NR2 OX NR3 NR2 GI NR2 NR3 CHSL1 SL2 SW. PW SUB SUB NR3 OX \exists ARE SL1 SL2 ΝS AL NR1 PW (B) PIXEL 2 SL2 AR В SLI GI NR2 OX ARE SL1 SL2 SUB NR3 SW $\mathsf{A}\mathsf{F}$ NR1 PW SL2 (A) PIXEL 1 Ъ AL SL1

(C) MOS TRANSISTOR NR2 PW SUB NR2 S ਹ SL3 SUB SF \Box M В (B) PIXEL 2 NR1 15 B SL3 SUB SL1 SL2 S ਹ Μ В NET TELET (A) PIXEL 1 PR

FIG.33

(C) MOS TRANSISTOR GI NR2 OX NR3 NR2 GI NR2 NR3 PW SUB SUB\NR3 OX SL2 ΝS SL1 AL1 AL2 NR1 PW AL1 AL2 SL1 SL2 Ы (B) PIXEL 2 AR PR GI NR2 OX SL2 SUB\NR3 ΝS AL1 AL2 NR1 PW AL1 AL2 SL1 SL2 В (A) PIXEL 1 AR PR

FIG.35



SOLID-STATE IMAGE SENSING DEVICE AND METHOD OF MANUFACTURING THE SAME

RELATED APPLICATIONS

This application is a Divisional Application of U.S. Ser. No. 13/265,513 filed Oct. 20, 2011, which is the U.S. National Phase under 35 U.S.C. §371 of International Application No. PCT/JP2009/058127, filed on Apr. 24, 2009, the disclosure of each is incorporated by reference herein.

TECHNICAL FIELD

The present invention relates to a solid-state image sensing device and a method of manufacturing the same, and particularly to a solid-state image sensing device having a photoelectric conversion portion and an insulating gate field effect transistor portion and a method of manufacturing the same.

BACKGROUND ART

A solid-state image sensing device having a plurality of photodiodes serving as photoelectric conversion portions for incident light and a MOS (Metal Oxide Semiconductor) transistor serving as an insulating gate field effect transistor portion is disclosed, for example, in Japanese Patent Laying-Open No. 2004-228425, Japanese Patent Laying-Open No. 2008-041958, and the like.

Japanese Patent Laying-Open No. 2004-228425 above ³⁰ describes simultaneous formation of an antireflection coating for a photodiode and a sidewall along the side of a gate of a MOS transistor for decreasing the number of steps and simplification of the steps.

Japanese Patent Laying-Open No. 2008-041958, however, ³⁵ describes the fact that a thickness of the antireflection coating and a thickness of the sidewall cannot independently be controlled with the manufacturing method in Japanese Patent Laying-Open No. 2004-228425.

In this Japanese Patent Laying-Open No. 2008-041958, an antireflection coating and a sidewall are formed in the same step from an insulating film including three layers of a lower layer, an intermediate layer and an upper layer. According to this publication, an index of refraction and a thickness of the antireflection coating are controlled by the two layers of the lower and inteunediate insulating films and a thickness of the sidewall is controlled by the three layers of the lower layer, the intermediate layer and the upper layer, so that each thickness of the antireflection coating and the sidewall can independently be controlled.

CITATION LIST

Patent Literature

PTL 1: Japanese Patent Laying-Open No. 2004-228425 PTL 2: Japanese Patent Laying-Open No. 2008-041958

SUMMARY OF INVENTION

Technical Problem

Generally, a width of a sidewall follows the scaling law. A thickness of an antireflection coating, however, does not follow the scaling law, because an optimal structure is determined depending on a wavelength of incident light. According to Japanese Patent Laying-Open No. 2008-041958,

2

however, a thickness of the antireflection coating is equal to or smaller than a width of the sidewall without exception. Therefore, if a width of the sidewall becomes smaller in accordance with the scaling law, a thickness of the antireflection coating should also accordingly be made smaller. Thus, as a transistor is made smaller, application of this technique becomes difficult.

In addition, according to Japanese Patent Laying-Open No. 2008-041958, an index of refraction and a thickness of the antireflection coating are optimally controlled by the two layers of the lower and intermediate insulating films. In order to control the index of refraction of the antireflection coating only with the lower and intermediate insulating films, however, an index of refraction of the upper insulating film should be as high as that of an interlayer insulating film on the antireflection coating, because, if the interlayer insulating film and the upper insulating film are different from each other in index of refraction, reflection that occurs at an interface therebetween is unignorable. Therefore, in a case where it is desired that the antireflection coating includes three (or more) layers and the upper insulating film is different in index of refraction from the interlayer insulating film, the technique according to Japanese Patent Laying-Open No. 2008-041958 is not applicable in principle and restrictions in connection with the antireflection coating are many.

Further, an optimal structure of the antireflection coating is different depending on a wavelength of incident light. Therefore, in a case where light receiving pixels are different for each of three primary colors of R (Red), G (Green), and B (Blue) as in a general image sensing element, an antireflection coating is desirably optimized for each pixel. In Japanese Patent Laying-Open No. 2008-041958, however, the antireflection coating and the sidewall are formed in the same step and therefore the antireflection coatings are identical in thickness for all pixels of R, G and B due to restrictions imposed by the sidewall. Thus, the antireflection coating should inevitably be optimized for light having a wavelength of any of R, G and B, and sufficient antireflection effects cannot be obtained for light having other wavelengths.

The present invention was made in view of the problems above, and an object of the present invention is to provide a solid-state image sensing device capable of adapting to reduction in size, having less restriction in connection with an antireflection coating, and optimizing an antireflection effect for each pixel, and a method of manufacturing the same.

Solution to Problem

A method of manufacturing a solid-state image sensing device according to one embodiment of the present invention is a method of manufacturing a solid-state image sensing device including a plurality of photoelectric conversion portions constituting a plurality of pixels, an insulating gate field effect transistor portion, and a plurality of first films formed on the plurality of photoelectric conversion portions respectively, and the method includes the following steps.

A stack film constituted of a plurality of insulating films is formed to cover the plurality of photoelectric conversion portions and a gate electrode layer of the insulating gate field effect transistor portion. By selectively anisotropically etching the stack film, the stack film remains on each of the plurality of photoelectric conversion portions to form a lower film, and the stack film remains on a sidewall of the gate electrode layer to form a sidewall insulating film. An impurity is introduced into a region not covered with the gate electrode layer and the sidewall insulating film, to thereby form a source/drain region of an insulating gate field effect transis-

tor. After introduction of the impurity, an upper film is formed at least on the lower film. At least any of the upper film and the lower film is etched such that the first films on at least two photoelectric conversion portions of the plurality of photoelectric conversion portions are different in thickness from 5 each other.

Advantageous Effects of Invention

According to this embodiment, since a width of a sidewall insulating film and a thickness of a first film can independently be controlled, adaptation to reduction in size is facilitated.

In addition, since an upper film is formed on a lower film after the sidewall insulating film and the lower film are formed from a stack film, restrictions imposed on the first film are lessened as compared with a case where the first film and the sidewall insulating film are formed in the same step.

insulating film and the lower film are formed from the stack film and at least any of the lower film and the upper film is removed, antireflection effects can be optimized for each pixel.

BRIEF DESCRIPTION OF DRAWINGS

- FIG. 1 is a plan view schematically showing a configuration of a solid-state image sensing device in Embodiment 1 of the present invention.
- FIG. 2 is a circuit diagram showing a circuit configuration of the solid-state image sensing device shown in FIG. 1.
- FIG. 3 is a schematic cross-sectional view showing a first step in a method of manufacturing a solid-state image sensing device in Embodiment 1 of the present invention.
- FIG. 4 is a schematic cross-sectional view showing a second step in the method of manufacturing a solid-state image sensing device in Embodiment 1 of the present invention.
- FIG. 5 is a schematic cross-sectional view showing a third step in the method of manufacturing a solid-state image sens- 40 ing device in Embodiment 1 of the present invention.
- FIG. 6 is a schematic cross-sectional view showing a fourth step in the method of manufacturing a solid-state image sensing device in Embodiment 1 of the present invention.
- FIG. 7 is a schematic cross-sectional view showing a fifth 45 step in the method of manufacturing a solid-state image sensing device in Embodiment 1 of the present invention.
- FIG. 8 is a schematic cross-sectional view showing a sixth step in the method of manufacturing a solid-state image sensing device in Embodiment 1 of the present invention.
- FIG. 9 is a schematic cross-sectional view showing a seventh step in the method of manufacturing a solid-state image sensing device in Embodiment 1 of the present invention.
- FIG. 10 is a schematic cross-sectional view showing an eighth step in the method of manufacturing a solid-state 55 image sensing device in Embodiment 1 of the present inven-
- FIG. 11 is a schematic cross-sectional view showing a ninth step in the method of manufacturing a solid-state image sensing device in Embodiment 1 of the present invention.
- FIG. 12 is a schematic cross-sectional view showing a first step in a method of manufacturing a solid-state image sensing device in Embodiment 2 of the present invention.
- FIG. 13 is a schematic cross-sectional view showing a second step in the method of manufacturing a solid-state 65 image sensing device in Embodiment 2 of the present inven-

- FIG. 14 is a schematic cross-sectional view showing a third step in the method of manufacturing a solid-state image sensing device in Embodiment 2 of the present invention.
- FIG. 15 is a schematic cross-sectional view showing a fourth step in the method of manufacturing a solid-state image sensing device in Embodiment 2 of the present invention.
- FIG. 16 is a schematic cross-sectional view showing a fifth step in the method of manufacturing a solid-state image sensing device in Embodiment 2 of the present invention.
- FIG. 17 is a schematic cross-sectional view showing a sixth step in the method of manufacturing a solid-state image sensing device in Embodiment 2 of the present invention.
- FIG. 18 is a schematic cross-sectional view showing a seventh step in the method of manufacturing a solid-state image sensing device in Embodiment 2 of the present inven-
- FIG. 19 is a schematic cross-sectional view showing an Moreover, since the upper film is fowled after the sidewall 20 eighth step in the method of manufacturing a solid-state image sensing device in Embodiment 2 of the present inven-
 - FIG. 20 is a schematic cross-sectional view showing a first step in a method of manufacturing a solid-state image sensing 25 device in Embodiment 3 of the present invention.
 - FIG. 21 is a schematic cross-sectional view showing a second step in the method of manufacturing a solid-state image sensing device in Embodiment 3 of the present invention.
 - FIG. 22 is a schematic cross-sectional view showing a third step in the method of manufacturing a solid-state image sensing device in Embodiment 3 of the present invention.
 - FIG. 23 is a schematic cross-sectional view showing a fourth step in the method of manufacturing a solid-state image sensing device in Embodiment 3 of the present inven-
 - FIG. 24 is a schematic cross-sectional view showing a first step in a method of manufacturing a solid-state image sensing device in Embodiment 4 of the present invention.
 - FIG. 25 is a schematic cross-sectional view showing a second step in the method of manufacturing a solid-state image sensing device in Embodiment 4 of the present invention.
 - FIG. 26 is a schematic cross-sectional view showing a third step in the method of manufacturing a solid-state image sensing device in Embodiment 4 of the present invention.
 - FIG. 27 is a schematic cross-sectional view showing a fourth step in the method of manufacturing a solid-state image sensing device in Embodiment 4 of the present inven-50 tion.
 - FIG. 28 is a schematic cross-sectional view showing a fifth step in the method of manufacturing a solid-state image sensing device in Embodiment 4 of the present invention.
 - FIG. 29 is a schematic cross-sectional view showing a first step in a method of manufacturing a solid-state image sensing device in Embodiment 5 of the present invention.
 - FIG. 30 is a schematic cross-sectional view showing a second step in the method of manufacturing a solid-state image sensing device in Embodiment 5 of the present invention.
 - FIG. 31 is a schematic cross-sectional view showing a third step in the method of manufacturing a solid-state image sensing device in Embodiment 5 of the present invention.
 - FIG. 32 is a schematic cross-sectional view showing a fourth step in the method of manufacturing a solid-state image sensing device in Embodiment 5 of the present invention.

FIG. 33 is a schematic cross-sectional view showing a method of manufacturing a solid-state image sensing device in Embodiment 6 of the present invention.

FIG. **34** is a schematic cross-sectional view showing a method of manufacturing a solid-state image sensing device 5 in Embodiment 7 of the present invention.

FIG. **35** is a schematic cross-sectional view showing a method of manufacturing a solid-state image sensing device in Embodiment 8 of the present invention.

DESCRIPTION OF EMBODIMENTS

An embodiment of the present invention will be described hereinafter with reference to the drawings.

(Embodiment 1)

A configuration of a solid-state image sensing device in the present embodiment will initially be described.

Referring to FIGS. 1 and 2, a solid-state image sensing device in the present embodiment has a plurality of pixels PX. The plurality of pixels PX include pixels for sensing images 20 of light of colors different from one another, and they have, for example, a pixel for sensing an image of red light (an R pixel), a pixel for sensing an image of green light (a G pixel), and a pixel for sensing an image of blue light (a B pixel).

Each of the plurality of pixels PX has, for example, a 25 photodiode PD serving as a photoelectric conversion portion, a transistor for transfer TTR, a transistor for resetting RTR, a transistor for amplification ATR, and a transistor for selection STD.

Photodiode PD has a p-type region and an n-type region 30 together forming a pn junction. On a light incident side of this photodiode PD, an antireflection coating (not shown) is formed. This antireflection coating preferably has a structure different depending on a color of light of which image is to be sensed (film thickness, film quality, etc.).

Each of transistor for transfer TTR, transistor for resetting RTR, transistor for amplification ATR, and transistor for selection STR is an insulating gate field effect transistor, and implemented, for example, by an n-channel MOS transistor. Each of these transistors has a pair of n-type source/drain 40 regions formed in a surface of a semiconductor substrate and a gate electrode layer formed on a region of the semiconductor substrate lying between the pair of source/drain regions with a gate insulating film (a gate oxide film) being interposed. In addition, a sidewall (a sidewall insulating film: not 45 shown) is formed to cover a sidewall of each gate electrode layer.

The p-type region of photodiode PD is connected, for example, to a ground potential. The n-type region of photodiode PD and an n-type source region of transistor for transfer 50 TTR are electrically connected to each other, and they are formed, for example, of a common n-type region. A gate electrode layer of transistor for transfer TTR is electrically connected to a transfer signal line TS.

An n-type drain region of transistor for transfer TTR and an 55 n-type source region of transistor for resetting RTR are electrically connected to each other. A gate electrode layer of transistor for resetting RTR is electrically connected to a reset signal line RS.

An n-type drain region of transistor for resetting RTR and 60 an n-type source region of transistor for amplification ATR are electrically connected to each other, and formed, for example, of a common n-type region. A power supply line PWS is electrically connected to the n-type drain region of transistor for resetting RTR and the n-type source region of 65 transistor for amplification ATR. A gate electrode layer of transistor for amplification ATR is electrically connected to

6

the n-type drain region of transistor for transfer TTR and the n-type source region of transistor for resetting RTR.

An n-type drain region of transistor for amplification ATR and an n-type source region of transistor for selection STR are electrically connected to each other, and formed, for example, of a common n-type region. A gate electrode layer of transistor for selection STR is electrically connected to a selection signal line SS. An n-type drain region of transistor for selection STR is electrically connected to a vertical signal line PS.

In addition, a peripheral circuit performing an operation is formed in a portion other than a pixel portion, and these peripheral circuits also include transistors and these transistors are also implemented by insulating gate field effect transistors

In connection with FIGS. 1 and 2, a configuration in which a group of transistors constituted of one transistor for resetting RTR, one transistor for amplification ATR and one transistor for selection STR is provided for a set of diode portions constituted of one photodiode PD and one transistor for transfer TTR has been described, however, a configuration in which a group of transistors above is provided for a plurality of sets of diode portions above may be adopted. For example, a group of transistors above may be shared by the plurality of sets of diode portions above connected in parallel.

A method of manufacturing a solid-state image sensing device in the present embodiment having a pixel 1 and a pixel 2 for sensing images of light of colors different from each other and a MOS transistor will now be described with reference to FIGS. 3 to 11.

Pixel 1 shown in (A) in each of FIGS. 3 to 11 corresponds, for example, to a cross-section along the line IIIA-IIIA in FIG. 1, and pixel 2 shown in (B) in each of FIGS. 3 to 11 corresponds, for example, to a cross-section along the line IIIB-IIIB in FIG. 1. In addition, the MOS transistor shown in (C) in each of FIGS. 3 to 11 corresponds, for example, to a cross-section along the line IIIC-IIIC in FIG. 1.

Referring to FIG. 3, for example, an element isolation structure (not shown) or a p-type well region PW are formed in a surface of an n-type semiconductor substrate SUB composed of silicon. Thereafter, by oxidizing the surface of semiconductor substrate SUB, for example, a silicon oxide film GI is formed on the surface of semiconductor substrate SUB. On this silicon oxide film GI, for example, a polycrystalline silicon film GE and a silicon oxide film CI are successively formed by stacking.

Thereafter, using normal photolithography technique and etching technique, silicon oxide film CI, polycrystalline silicon film GE and silicon oxide film GI are patterned. Thus, a stack pattern constituted of a gate insulating film GI formed, for example, from a silicon oxide film, gate electrode layer GE formed, for example, from a polycrystalline silicon film, and a cap insulating film CI formed, for example, from a silicon oxide film is formed on each of pixel 1, pixel 2, and the MOS transistor.

Referring to FIG. 4, using the normal photolithography technique, a photoresist pattern PR1 is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR1 is formed to provide openings on portions where photodiodes for pixel 1 and pixel 2 are to be formed respectively and to cover the MOS transistor. Using this photoresist pattern PR1 as a mask, ions, for example, of arsenic (As), phosphorus (P), or the like are implanted into the surface of semiconductor substrate SUB. As a result of this ion implantation, an n-type region NR1 is formed in the surface of semiconductor substrate SUB, and photodiode PD is formed by this n-type region NR1 and p-type well region PW, in a portion

indicated with a region S. Thereafter, photoresist pattern PR1 is removed, for example, through ashing or the like.

Referring to FIG. **5**, using the normal photolithography technique, a photoresist pattern PR1A is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR1A is formed to provide openings on respective photodiodes PD of pixel **1** and pixel **2** and to cover the MOS transistor. Using photoresist pattern PR1A as a mask, ions, for example, of boron (B) or the like are implanted into the surface of semiconductor substrate SUB. As a result of this ion implantation, a p⁺ region PR is formed in the surface of semiconductor substrate SUB. This p⁺ region PR is formed to prevent electrons from being trapped by a trap potential present at the surface of semiconductor substrate SUB and to lower noise. Formation of this p⁺ region PR is not essential and it may not be provided. Thereafter, photoresist pattern PR1A is removed, for example, through ashing or the like.

Referring to FIG. 6, using the normal photolithography technique, a photoresist pattern PR2 is formed on the surface of semiconductor substrate SUB. This photoresist pattern 20 PR2 is formed to provide an opening on a region to serve as a source/drain of the MOS transistor and to cover respective photodiodes PD of pixel 1 and pixel 2. Using this photoresist pattern PR2 as a mask, ions, for example, of As, P, or the like are implanted into the surface of semiconductor substrate 25 SUB, with such methodologies as oblique implantation, rotating implantation, or the like. As a result of this ion implantation, an n-type LDD (Lightly Doped Drain) region NR2 is formed in the surface of semiconductor substrate SUB

This LDD region NR2 may be formed in both of the source region and the drain region, however, it should be formed at least only in the drain region. Thereafter, photoresist pattern PR2 is removed, for example, through ashing or the like.

Referring to FIG. 7, a stack film SL is formed on the entire 35 surface of semiconductor substrate SUB. This stack film SL is a film serving as both of a lower film of an antireflection coating (a lower antireflection coating) and a sidewall by being patterned in a subsequent step. This stack film SL has such a construction that a lower insulating film SL1 formed, 40 for example, from a silicon nitride film and an upper insulating film SL2 formed, for example, from a silicon oxide film are stacked. A thickness of this stack film SL as a whole is set to a thickness corresponding to a width W of a sidewall formed in a subsequent step (FIG. 11). Therefore, in a case 45 where a sidewall has width W, for example, from 150 to 300 nm, lower insulating film SL1 has a thickness, for example, from 50 to 100 nm and upper insulating film SL2 has a thickness, for example, from 100 to 200 nm.

Referring to FIG. **8**, using the normal photolithography 50 technique, a photoresist pattern PR**3** is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR**3** is formed to cover respective photodiodes PD of pixel **1** and pixel **2** and to provide an opening on the MOS transistor. Using this photoresist pattern PR**3** as a mask, stack film SL is anisotropically etched. Etching is performed at least until the surface of semiconductor substrate SUB and a surface of cap insulating film CI are exposed.

As a result of this etching, stack film SL remains to cover a sidewall of gate electrode layer GE to serve as sidewall SW. In 60 addition, stack films SL left on respective photodiodes PD of pixel 1 and pixel 2 serve as the lower antireflection coatings. Namely, as a result of etching of stack film SL, sidewall SW and lower antireflection coating SL are simultaneously formed in the same manufacturing step. Thereafter, photoresist pattern PR3 is removed, for example, through ashing or the like.

8

Referring to FIG. 9, using the normal photolithography technique, a photoresist pattern PR4 is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR4 is formed to cover respective photodiodes PD of pixel 1 and pixel 2 and to provide an opening on the MOS transistor. Using this photoresist pattern PR4, gate electrode layer GE, sidewall SW, and the like as a mask, ions, for example, of As, P, or the like are implanted into the surface of semiconductor substrate SUB. It is noted that, prior to ion implantation, an insulating film OX formed, for example, from a silicon oxide film is formed on the exposed surface of semiconductor substrate SUB.

As a result of this ion implantation, an n-type region NR3 serving as a source/drain region is formed in the surface of semiconductor substrate SUB. Thus, the MOS transistor having LDD region NR2, source/drain region NR3, and gate electrode layer GE is formed. Thereafter, photoresist pattern PR4 is removed, for example, through ashing or the like.

Referring to FIG. 10, using the normal photolithography technique, a photoresist pattern PR5 is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR5 is formed to cover photodiode PD of pixel 1 and the MOS transistor and to provide an opening on photodiode PD of pixel 2. Using this photoresist pattern PR5 as a mask, lower antireflection coating SL of pixel 2 is anisotropically etched. Thus, a thickness of lower antireflection coating SL of pixel 2 is controlled to be smaller than a thickness of lower antireflection coating SL of pixel 1.

Etching above is performed, for example, to remove only a part of a thickness of upper insulating film SL2. It is noted that etching may be performed to remove the whole thickness of upper insulating film SL2 or to remove only a part of a thickness of lower insulating film SL1 after removing the whole thickness of upper insulating film SL2. Thereafter, photoresist pattern PR5 is removed, for example, through ashing or the like.

Referring to FIG. 11, an insulating film AL implementing an upper film of the antireflection coating (an upper antireflection coating) is formed on the entire surface of semiconductor substrate SUB. This insulating film AL is formed, for example, from a silicon nitride film having a thickness of 30 nm. Lower antireflection coating SL and insulating film (upper antireflection coating) AL form antireflection coating (first film) AR on photodiode PD of each of pixel 1 and pixel

A portion in insulating film AL above, which is not necessary for an operation of the transistor, such as a contact portion of source/drain region NR3, a contact portion of gate electrode layer GE, and the like, is removed through the normal photolithography technique and etching technique.

Through the steps above, the solid-state image sensing device in the present embodiment is formed.

A construction of antireflection coating AR, sidewall SW, and the like in the solid-state image sensing device in the present embodiment formed with the manufacturing method above will now be described.

Referring to FIG. 11, in the solid-state image sensing device in the present embodiment, colors of light of which images are sensed by pixel 1 and pixel 2 are different from each other. In both of pixel 1 and pixel 2, a pn junction portion between n-type region NR1 and p-type well region PW in region S in semiconductor substrate SUB is a portion functioning as photodiode PD. Antireflection coating AR is formed on each of these photodiodes PD.

In each of pixel 1 and pixel 2, antireflection coating AR has a three-layered structure in which lower insulating film SL1, upper insulating film SL2, and upper antireflection coating

AL are stacked. Antireflection coating AR of pixel 1 and antireflection coating AR of pixel 2 have structures different from each other (film thickness, film quality, etc.).

In the present embodiment, a thickness T1 of antireflection coating AR of pixel 1 is greater than a thickness T2 of antireflection coating AR of pixel 2. Specifically, pixel 1 and pixel 2 are equal to each other in thickness of lower insulating film SL1 and pixel 1 and pixel 2 are also equal to each other in thickness of upper antireflection coating AL, however, upper insulating film SL2 of pixel 1 is thicker than upper insulating 10 film SL2 of pixel 2.

So long as antireflection coating AR of pixel 1 and antireflection coating AR of pixel 2 have structures different from each other (film thickness, film quality, etc.), the structure is not limited to the structure above.

A thickness of antireflection coating AR in at least one pixel is greater than a width of sidewall SW. In the present embodiment, thickness T1 of antireflection coating AR of pixel 1 is greater than width W of sidewall SW of the MOS transistor. In addition, thickness T2 of antireflection coating 20 both of pixel 1 and pixel 2 initially goes through the steps the AR of pixel 2 may be greater or smaller than width W of sidewall SW of the MOS transistor.

Since lower antireflection coating SL is formed simultaneously with sidewall SW by anisotropically etching stack films SL1 and SL2, it has an end surface ARE having a pattern 25 produced in anisotropic etching. Since upper antireflection coating AL is formed on lower antireflection coating SL after anisotropic etching, it is formed to cover end surface ARE of lower antireflection coating SL.

The MOS transistor has a pair of source/drain regions NR3 30 foil led at a distance from each other in the surface of semiconductor substrate SUB, LDD region NR2 formed around each of the pair of source/drain regions NR3, and gate electrode layer GE formed on the region lying between the pair of source/drain regions NR3 with gate insulating film GI being 35

Sidewall SW is formed to cover the sidewall of gate electrode layer GE. This sidewall SW has such a construction that two layers of lower insulating film SL1 and upper insulating film SL2 are stacked. Lower insulating film SL1 has an L 40 shape in the cross-sectional view in FIG. 11, and upper insulating film SL2 is formed on lower insulating film SL1. Insulating film AL is formed to cover at least the sidewall of sidewall SW.

A function and effect of the solid-state image sensing 45 device in the present embodiment will now be described.

According to the present embodiment, a thickness of stack film SL determines width W of sidewall SW and a thickness of lower antireflection coating SL and upper antireflection coating AL determines thickness T1, T2 of antireflection 50 coating AR. Therefore, width W of sidewall SW and thickness T1, T2 of antireflection coating AR can independently be controlled. Thus, even though width W of sidewall SW becomes smaller under the scaling law, thickness T1 of antireflection coating AR can be equal to or greater than width W 55 of sidewall SW and adaptation to reduction in size is facili-

In addition, after sidewall SW and lower antireflection coating SL are formed from stack films SL1 and SL2, upper antireflection coating AL is formed on lower antireflection 60 coating SL. Therefore, restrictions in connection with antireflection coating AR are lessened as compared with a case where antireflection coating AR and sidewall SW are formed in the same step.

Further, after sidewall SW and lower antireflection coating 65 SL are formed from stack films SL1 and SL2, upper antireflection coating AL is formed and at least any of lower anti10

reflection coating SL and upper antireflection coating AL is removed. Therefore, antireflection coatings AR can be fabricated to different thicknesses in respective ones of the plurality of pixels PX without affecting width W of sidewall SW. Therefore, an antireflection effect can be optimized for each pixel PX.

(Embodiment 2)

In Embodiment 1 above, a method of etching lower antireflection coating SL for varying a thickness of antireflection coating AR of each of pixel 1 and pixel 2 has been described, however, a thickness of antireflection coating AR of each of pixel 1 and pixel 2 may be varied by etching upper antireflection coating AL.

A method of varying a thickness of antireflection coating AR of each of pixel 1 and pixel 2 by etching the upper antireflection coating will be described hereinafter as the present embodiment mainly with reference to FIGS. 12 to 19.

In the present embodiment, a method of manufacturing same as those for pixels 1 and 2 shown in FIGS. 3(B) to 11(B). In addition, a method of manufacturing a MOS transistor in the present embodiment initially goes through the steps the same as those for the MOS transistor shown in FIGS. 3(C) to

Thereafter, referring to FIG. 12, using the normal photolithography technique, a photoresist pattern PR6 is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR6 is formed to cover photodiode PD of pixel 1 and to provide openings on photodiode PD of pixel 2 and the MOS transistor respectively. Using this photoresist pattern PR6 as a mask, upper antireflection coating AL of pixel 2 is anisotropically etched. Thus, a thickness of antireflection coating AR of pixel 2 is controlled to be smaller than a thickness of antireflection coating AR of pixel 1. Though a case where an end of photoresist pattern PR6 is located on gate electrode GE in pixel 1 is shown in FIG. 12(A), the gate is effectively located high in this case. In general, in an image sensing element, a thinner film between contact layers is desirable in order to prevent vignetting, and hence the gate is also preferably located low. Therefore, the end of photoresist pattern PR6 may not be located on the gate so that the antireflection coating on the gate is etched. This is also the case with pixel 2 in FIG. 12(B), and in this case, it is not necessary to provide photoresist pattern PR6.

Etching above is performed, for example, to remove the whole thickness of upper antireflection coating AL. It is noted that etching may be performed to remove only a part of the thickness of upper antireflection coating AL or to remove only a part of a thickness of lower antireflection coating SL after removing the whole thickness of upper antireflection coating AL.

In a case where the whole thickness of upper antireflection coating AL is removed in this etching, upper antireflection coating AL remains only on the sidewall of sidewall SW except for a portion covered with photoresist pattern PR6.

Referring to FIG. 13, thereafter, photoresist pattern PR6 is removed, for example, through ashing or the like.

Referring to FIG. 14, an interlayer insulating film Il is formed on the entire surface of semiconductor substrate SUB so as to cover photodiode PD and the MOS transistor. This interlayer insulating film II is formed from a silicon oxide film made, for example, of TEOS as a source material, and it has a flat upper surface by being subjected to such planarization processing as CMP (Chemical Mechanical Polishing).

Referring to FIG. 15, using the normal photolithography technique and etching technique, a contact hole CH passing

through interlayer insulating film II and insulating film OX to reach source/drain region NR3 is formed in interlayer insulating film II

Referring to FIG. **16**, a contact plug PL composed, for example, of tungsten is formed to bury this contact hole CH. 5

Referring to FIG. 17, an interconnection layer IL composed, for example, of aluminum, copper or the like is formed on interlayer insulating film II to electrically be connected to source/drain region NR3 through contact plug PL.

Referring to FIG. 18, an interlayer insulating film II2 is 10 formed on interlayer insulating film II to cover interconnection layer IL. A high-refraction-index film HRL for lens is formed on this interlayer insulating film II2. Thereafter, high-refraction-index film HRL is worked.

Referring to FIG. 19, as high-refraction-index film HRL 15 above is worked, a lens LE is formed from high-refraction-index film HRL. Thus, the solid-state image sensing device in the present embodiment is manufactured.

A construction of the antireflection coating, the sidewall, and the like in the solid-state image sensing device in the 20 present embodiment formed with the manufacturing method above will now be described.

Referring to FIG. 19, in the present embodiment, antireflection coating AR of pixel 1 is greater in thickness than antireflection coating AR of pixel 2. Specifically, antireflection coating AR of pixel 1 has a three-layered structure in which lower insulating film SL1, upper insulating film SL2 and upper antireflection coating AL are stacked. Meanwhile, antireflection coating AR of pixel 2 has a two-layered structure in which lower insulating film SL1 and upper insulating 30 film SL2 are stacked.

It is noted that antireflection coating AR of pixel 2 may have a single-layered structure of lower insulating film SL1, or it may have a three-layered structure in which lower insulating film SL1, upper insulating film SL2 and upper antireflection coating AL are stacked and upper antireflection coating AL is smaller in thickness than upper antireflection coating AL of pixel 1.

A thickness of antireflection coating AR in at least one pixel is greater than a width of sidewall SW. In the present 40 embodiment, the thickness of antireflection coating AR of pixel 1 is greater than width W of sidewall SW of the MOS transistor. In addition, thickness T2 of antireflection coating AR of pixel 2 may be greater or smaller than width W of sidewall SW of the MOS transistor.

In addition, interlayer insulating film II formed, for example, from a silicon oxide film is formed on the surface of semiconductor substrate SUB so as to cover photodiode PD and the MOS transistor. Contact hole CH reaching source/drain region NR3 is formed in interlayer insulating film II and 50 insulating film OX. Contact plug PL composed, for example, of tungsten is formed to bury contact hole CH.

Interconnection layer IL composed, for example, of aluminum, copper or the like is formed on interlayer insulating film II to electrically be connected to source/drain region NR3 55 through contact plug PL. Interlayer insulating film II2 formed, for example, from a silicon oxide film is formed on interlayer insulating film II so as to cover interconnection layer IL. Lens LE formed from high-refraction-index film HRL is formed on this interlayer insulating film II2. This lens 60 LE serves to condense light for irradiation of photodiode PD.

Since the construction is otherwise substantially the same as in Embodiment 1 shown in FIG. 11, the same elements have the same reference characters allotted and description thereof will not be provided.

The construction in Embodiment 1 shown in FIG. 11 also has interlayer insulating films II, II2, contact hole CH, contact

12

plug PL, interconnection layer IL, and lens LE, as in the construction in the present embodiment shown in FIG. 19.

According to the present embodiment, since additional upper antireflection coating AL is formed after the sidewall is formed in a plurality of pixels, a function and effect the same as in Embodiment 1 can be obtained.

In addition, according to the present embodiment, not only the thickness of lower antireflection coating SL but also the thickness of upper antireflection coating AL can be controlled in pixel 2, and hence optimization of the antireflection effect for each pixel is further facilitated.

(Embodiment 3)

In the present embodiment, a solid-state image sensing device having an R pixel (a first pixel), a G pixel (a second pixel), and a B pixel (a third pixel) as a plurality of pixels as well as a MOS transistor will be described. Initially, a method of manufacturing the solid-state image sensing device in the present embodiment will be described mainly with reference to FIGS. 20 to 23.

The R pixel shown in (A) in each of FIGS. 20 to 23 corresponds, for example, to the cross-section along the line IIIA-IIIA in FIG. 1, and the G pixel shown in (B) in each of FIGS. 20 to 23 corresponds, for example, to the cross-section along the line IIIB-IIIB in FIG. 1. In addition, the B pixel shown in (C) in each of FIGS. 20 to 23 corresponds, for example, to a cross-section along the line XXC-XXC in FIG. 1, and the MOS transistor shown in (D) in each of FIGS. 20 to 23 corresponds, for example, to the cross-section along the line IIIC-IIIC in FIG. 1.

A method of manufacturing the R pixel in the present embodiment initially goes through the steps the same as those for pixel 1 shown in FIGS. 3(A) to 10(A). In addition, a method of manufacturing both of the G pixel and the B pixel goes through the steps the same as those for pixel 2 shown in FIGS. 3(B) to 10(B). Moreover, a method of manufacturing a MOS transistor in the present embodiment goes through the steps the same as those for the MOS transistor shown in FIGS. 3(C) to 10(C). FIG. 20 shows a state after the steps so far are completed.

Table 1 below shows a thickness of lower insulating film SL1 and a thickness of upper insulating film SL2 formed in each of the R pixel, the G pixel, and the B pixel in the step in FIG. 7 above. In Table 1, lower insulating film SL1 is denoted, for example, as "lower layer SiN" as a silicon nitride film, and upper insulating film SL2 is denoted, for example, as "intermediate layer TEOS" as a silicon oxide film formed of TEOS (Tetra Ethyl Ortho Silicate) as a source material. Further, "upper layer SiN" in Table 1 refers to upper antireflection coating AL formed, for example, from a silicon nitride film, however, it has not yet been formed in the step in FIG. 7 and therefore a thickness thereof is 0 nm.

In the step in FIG. 7, the sum of thicknesses of lower layer SiN and intermediate layer TEOS shown in Table 1 is set to be equal to the width of sidewall SW.

TABLE 1

Structure	R	G	В
Upper Layer SiN	0 nm	0 nm	0 nm
Intermediate Layer TEOS	0 to 300 nm	0 to 300 nm	0 to 300 nm
Lower Layer SiN	0 to 300 nm	0 to 300 nm	0 to 300 nm

In addition, Table 2 below shows thicknesses of "lower layer SiN," "intermediate layer TEOS" and "upper layer SiN"

formed in each of the R pixel, the G pixel, and the B pixel after lower antireflection coating SL in each of the G pixel and the B pixel is etched in the step in FIG. 10 above.

TABLE 2

Structure	R	G	В
Upper Layer SiN	0 nm	0 nm	0 nm
Intermediate Layer TEOS	0 to 300 nm	0 to 250 nm	0 to 250 nm
Lower Layer SiN	0 to 300 nm	0 to 300 nm	0 to 300 nm

Referring to FIG. 21, after photoresist pattern PR5 (FIG. 20) is removed, for example, through ashing or the like, insulating film AL implementing the upper antireflection coating is formed on the entire surface of semiconductor substrate SUB. This insulating film AL is formed, for example, from a silicon nitride film having a thickness from 0 to 100 nm. Table 3 below shows thicknesses of "lower layer SiN," "intermediate layer TEOS" and "upper layer SiN" formed in each of the R pixel, the G pixel, and the B pixel in 25 this state.

TABLE 3

Structure	R	G	В
Upper Layer SiN	0 to 100 nm	0 to 100 nm	0 to 100 nm
Intermediate Layer TEOS	0 to 300 nm	0 to 250 nm	0 to 250 nm
Lower Layer SiN	0 to 300 nm	0 to 300 nm	0 to 300 nm

Referring to FIG. 22, using the normal photolithography technique, photoresist pattern PR6 is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR6 is formed to cover respective photodiodes PD of the R pixel and the G pixel and to provide openings on photodiode PD of the B pixel and the MOS transistor respectively. Using this photoresist pattern PR6 as a mask, upper antireflection coating AL of the B pixel is anisotropically etched. Upper antireflection coating AL is thus removed in the B pixel and its thickness is decreased. This etching may be performed to allow a part of a thickness of upper antireflection coating AL in the B pixel to remain or may be performed to decrease the thickness of lower antireflection coating SL after upper antireflection coating AL is completely removed.

Though a case where an end of photoresist pattern PR6 is located on gate electrode GE in each of the R pixel and the G pixel in FIGS. 22(A) to 22(B) is shown, the gate is effectively located high in this case. In general, in an image sensing element, a thinner film between contact layers is desirable in order to prevent vignetting, and hence the gate is also preferably located low. Therefore, the end of photoresist pattern PR6 may not be located on the gate so that the antireflection coating on the gate is etched. This is also the case with the B pixel in FIG. 22(C), and in this case, it is not necessary to provide photoresist pattern PR6.

Table 4 below shows thicknesses of "lower layer SiN," 65 "intermediate layer TEOS" and "upper layer SiN" formed in each of the R pixel, the G pixel, and the B pixel in this state.

14TABLE 4

Structure	R	G	В
Upper Layer SiN	0 to 100 nm	0 to 100 nm	0 to 50 nm
Intermediate Layer TEOS	0 to 300 nm	0 to 250 nm	0 to 250 nm
Lower Layer SiN	0 to 300 nm	0 to 300 nm	0 to 300 nm

*SW = 0 to 600 nm

Thereafter, as photoresist pattern PR6 (FIG. 22) is removed, for example, through ashing or the like, the construction shown in FIG. 23 is obtained. Thereafter, the solid-state image sensing device in the present embodiment is formed by going through the steps substantially the same as in Embodiment 2 shown in FIGS. 14 to 19.

According to the present embodiment, since additional upper antireflection coating AL is formed after sidewall SW is formed in the plurality of pixels PX, a function and effect the same as in Embodiment 1 is obtained. In addition, sidewall SW common to all MOS transistors can be formed and antireflection coating AR optimized for each of the R pixel, the G pixel and the B pixel can be realized in a relatively simplified process.

It is noted that, since a wavelength of each of red light, green light and blue light satisfies relation of red light>green light>blue light, optimal values for the thicknesses of the antireflection coatings formed in the R pixel, the G pixel and the B pixel respectively are also considered to satisfy relation of red light>green light>blue light. In the present embodiment and the following Embodiment 4, the antireflection coatings are formed to satisfy the relation in thickness above.

It is noted that, in a case where relation in thickness among
the antireflection coatings of respective pixels different from
above is preferred depending on an effect of interference or
the like, an antireflection coating satisfying such relation is
formed.

(Embodiment 4)

In the present embodiment, a solid-state image sensing device having an R pixel (a first pixel), a G pixel (a second pixel), and a B pixel (a third pixel) as a plurality of pixels as well as a MOS transistor as in Embodiment 3 will he described. Initially, a method of manufacturing the solid-state image sensing device in the present embodiment will be described mainly with reference to FIGS. 24 to 28.

The R pixel shown in (A) in each of FIGS. 24 to 28 corresponds, for example, to the cross-section along the line IIIA-IIIA in FIG. 1, and the G pixel shown in (B) in each of FIGS. 24 to 28 corresponds, for example, to the cross-section along the line IIIB-IIIB in FIG. 1. In addition, the B pixel shown in (C) in each of FIGS. 24 to 28 corresponds, for example, to the cross-section along the line XXC-XXC in FIG. 1, and the MOS transistor shown in (D) in each of FIGS. 24 to 28 corresponds, for example, to the cross-section along the line IIIC-IIIC in FIG. 1.

A method of manufacturing the R pixel, the G pixel, and the B pixel as well as the MOS transistor in the present embodiment initially goes through the steps the same as shown in FIGS. $\bf 3$ to $\bf 9$. FIG. $\bf 24$ shows a state after the steps so far are completed.

Table 5 below shows a thickness of lower insulating film SL1 and a thickness of upper insulating film SL2 formed in each of the R pixel, the G pixel, and the B pixel in the step in FIG. 7 above. It is noted that denotation as "lower layer SiN" in Table 5 is the same as the denotation of "lower layer SiN" in Tables 1 to 4. A thickness of "intermediate layer TEOS" in

Table 5 refers to a total thickness of upper insulating film SL2 of lower antireflection coating SL and a lower insulating film AL1 of upper antireflection coating AL. In addition, a thickness of "upper layer SiN" in Table 5 refers to a thickness of an upper insulating film AL2 of upper antireflection coating AL.

Further, since upper antireflection coating AL has not yet been formed in the step in FIG. 7, the thickness of "intermediate layer TEOS" in Table 5 means only the thickness of upper insulating film SL2 of lower antireflection coating SL $_{10}$ and a thickness of "upper layer SiN" is 0 nm.

TABLE 5

Structure	R	G	В
Upper Layer SiN	0 nm	0 nm	0 nm
Intermediate Layer TEOS	0 to 100 nm	0 to 100 nm	0 to 100 nm
Lower Layer SiN	0 to 300 nm	0 to 300 nm	0 to 300 nm

Referring to FIG. **25**, after photoresist pattern PR**4** (FIG. **24**) is removed, for example, through ashing or the like, using the normal photolithography technique, photoresist pattern PR**5** is formed on the surface of semiconductor substrate 30 SUB. This photoresist pattern PR**5** is formed to cover photodiode PD of the R pixel and the MOS transistor and to provide openings on respective photodiodes PD of the G pixel and the B pixel. Using this photoresist pattern PR**5** as a mask, lower antireflection coatings SL of the G pixel and the B pixel 35 respectively are anisotropically etched. A part of the thickness of lower antireflection coating SL is thus removed in the G pixel and the B pixel and its thickness is decreased. Thereafter, photoresist pattern PR**5** is removed, for example, through ashing or the like.

Table 6 below shows thicknesses of "lower layer SiN," "intermediate layer TEOS" and "upper layer SiN" formed in each of the R pixel, the G pixel, and the B pixel in this state.

TABLE 6

Structure	R	G	В
Upper Layer SiN	0 nm	0 nm	0 nm
Intermediate Layer TEOS	0 to 100 nm	0 to 50 nm	0 to 50 nm
Lower Layer SiN	0 to 300 nm	0 to 300 nm	0 to 300 nm

Referring to FIG. 26, insulating film AL implementing the upper antireflection coating is formed on the entire surface of semiconductor substrate SUB. This insulating film AL is formed from a stack film of lower insulating film AL1 and upper insulating film AL2. Lower insulating film AL1 is, for example, a silicon oxide film having a thickness from 0 to 200 nm, and upper insulating film AL2 is, for example, a silicon nitride film having a thickness from 0 to 100 nm. Table 7 below shows thicknesses of "lower layer SiN," "intermediate 65 layer TEOS" and "upper layer SiN" formed in each of the R pixel, the G pixel, and the B pixel in this state.

16

TABLE 7

Structure	R	G	В
Upper Layer SiN	0 to 100 nm	0 to 100 nm	0 to 100 nm
Intermediate Layer TEOS	0 to 300 nm	0 to 250 nm	0 to 250 nm
Lower Layer SiN	0 to 300 nm	0 to 300 nm	0 to 300 nm

Referring to FIG. 27, using the normal photolithography technique, photoresist pattern PR6 is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR6 is formed to cover respective photodiodes PD of the R pixel and the G pixel and to provide openings on photodiode PD of the B pixel and the MOS transistor respectively. Using this photoresist pattern PR6 as a mask, upper antireflection coating AL of the B pixel is anisotropically etched. Upper insulating film AL2 is thus removed in the B pixel and its thickness is decreased. This etching may be performed to allow a part of a thickness of upper insulating film AL2 in the B pixel to remain or may be performed to decrease the thickness of lower insulating film AL1 after upper insulating film AL2 is completely removed.

Though a case where an end of photoresist pattern PR6 is located on gate electrode GE in each of the R pixel and the G pixel in FIGS. 27(A) to 27(B) is shown, the gate is effectively located high in this case. In general, in an image sensing element, a thinner film between contact layers is desirable in order to prevent vignetting, and hence the gate is also preferably located low. Therefore, the end of photoresist pattern PR6 may not be located on the gate so that the antireflection coating on the gate is etched. This is also the case with the B pixel in FIG. 27(C), and in this case, it is not necessary to provide photoresist pattern PR6.

Table 8 below shows thicknesses of "lower layer SiN," "intermediate layer TEOS" and "upper layer SiN" formed in each of the R pixel, the G pixel, and the B pixel in this state.

TABLE 8

Structure	R	G	В
Upper Layer SiN	0 to 100 nm	0 to 100 nm	0 to 50 nm
Intermediate Layer TEOS	0 to 300 nm	0 to 250 nm	0 to 250 nm
Lower Layer SiN	0 to 300 nm	0 to 300 nm	0 to 300 nm

*SW = 0 to 400 nm

Thereafter, as photoresist pattern PR6 (FIG. 27) is removed, for example, through ashing or the like, the construction shown in FIG. 28 is obtained. Thereafter, the solid-state image sensing device in the present embodiment is formed by going through the steps substantially the same as in Embodiment 2 shown in FIGS. 14 to 19.

According to the present embodiment, since additional upper antireflection coating AL is formed after sidewall SW is formed in the plurality of pixels PX, a function and effect the same as in Embodiment 1 is obtained. In addition, sidewall SW common to all MOS transistors can be formed and antireflection coating AR optimized for each of the R pixel, the G pixel and the B pixel can be realized in a relatively simplified process.

(Embodiment 5)

In the present embodiment, a method of forming a borderless active layer contact by using insulating film AL imple-

menting the upper antireflection coating as an etching stopper film will be described mainly with reference to FIGS. 29 to

The method of forming a borderless active layer contact in the present embodiment goes, for example, through the steps 5 shown in FIGS. 3 to 11. Thereafter, referring to FIG. 29, using the normal photolithography technique, photoresist pattern PR6 is formed on the surface of semiconductor substrate SUB. This photoresist pattern PR6 is formed to cover photodiode PD of pixel 1 and the MOS transistor and to provide an 10 opening on photodiode PD of pixel 2. Using this photoresist pattern PR6 as a mask, upper antireflection coating AL of pixel 2 is anisotropically etched. Thus, a thickness of antireflection coating AR of pixel 2 is controlled to be smaller than a thickness of antireflection coating AR of pixel 1. Here, 15 insulating film AL on the MOS transistor (for example, a silicon nitride film) remains. Thereafter, photoresist pattern PR6 is removed, for example, through ashing or the like.

Referring to FIG. 30, interlayer insulating film II is formed to cover photodiodes PD and the MOS transistor. This inter- 20 layer insulating film II is formed from a silicon oxide film made, for example, of TEOS as a source material, and it has a flat upper surface by being subjected to such planarization processing as CMP.

Referring to FIG. 31, using the normal photolithography 25 technique and etching technique, interlayer insulating film II is anisotropically etched until the surface of insulating film AL is exposed. For etching of this interlayer insulating film II, such an etching condition as avoiding as much as possible removal of insulating film AL by etching is selected. Through 30 the etching above, contact hole CH exposing the surface of insulating film AL is formed in interlayer insulating film II.

Referring to FIG. 32, insulating film AL exposed through contact hole CH is etched to expose underlying insulating film OX. Etching performed on this insulating film AL is 35 performed under an etching condition different from that in etching for removing the interlayer insulating film above. Thereafter, by further removing exposed insulating film OX by etching, source/drain region NR3 is exposed through contact hole CH. Thus, contact hole CH passing through inter- 40 layer insulating film II, insulating film AL and insulating film OX to reach source/drain region NR3 is formed.

In the present embodiment, contact hole CH is opened in interlayer insulating film II while insulating film AL remains to cover an upper portion and a side portion of sidewall SW. 45 This insulating film AL as stopper is formed, for example, from a silicon nitride film, and hence a high selective etching ratio with respect to interlayer insulating film II formed from a silicon oxide film can be set. Therefore, during etching for forming contact hole CH, this insulating film AL as stopper 50 functions as an etching stopper film.

In addition, in removing insulating film AL exposed through contact hole CH, since insulating film AL is smaller in thickness than interlayer insulating film II, partial removal suppressed.

Thus, even when a position of opening contact hole CH may be displaced due to misregistration of a mask or the like, contact hole CH reaching source/drain region NR3 can be formed while suppressing partial removal of sidewall SW.

According to the present embodiment, since insulating film AL as stopper serves as an etching stopper, partial removal of sidewall SW can be suppressed and adaptation to reduction in size is facilitated.

(Embodiment 6)

Though a case where stack film SL has a two-layered structure has been described in Embodiments 1 to 5 above,

18

stack film SL may have a three-layered structure as in the present embodiment shown in FIG. 33. This stack film SL has a construction in which lower insulating film SL1, an intermediate insulating film SL2, and an upper insulating film SL3 are stacked. Lower insulating film SL1 is formed, for example, from a silicon nitride film, intermediate insulating film SL2 is formed, for example, from a silicon oxide film made of TEOS as a source material, and upper insulating film SL3 is formed, for example, from a silicon nitride film. Alternatively, stack film SL may have a stack structure having four or more layers.

(Embodiment 7)

Though a case where insulating film AL implementing the upper antireflection coating has a single-layered structure has been described in Embodiments 1 to 3 and 5 above, insulating film AL implementing the upper antireflection coating may have a two-layered structure as in the present embodiment shown in FIG. 34. This insulating film AL has lower insulating film AL1 and upper insulating film AL2. Lower insulating film AL1 is formed, for example, from a silicon oxide film, and upper insulating film AL2 is formed, for example, from a silicon nitride film. Alternatively, insulating film AL in Embodiments 1 to 5 may have a stack structure having three or more layers.

(Embodiment 8)

Insulating film AL implementing the upper antireflection coating in Embodiments 1 to 5 above may be formed such that it is not deposited on semiconductor substrate SUB and gate electrode layer GE through selective growth as shown in FIG. 35. According to this method, since the step of etching the upper antireflection coating can be omitted, damage caused by the etching step to the MOS transistor can be mitigated.

Though the MOS transistor has been described in Embodiments 1 to 8 above, this transistor may be a MIS (Metal Insulator Semiconductor) transistor of which gate insulating film is formed from an insulating film other than a silicon oxide film, and it should only be an insulating gate field effect transistor. In addition, though the n-channel MOS transistor has been described, the transistor may be a p-channel MOS

Further, semiconductor substrate SUB and a well may have any conductivity type. Though photodiode PD has been described, the present invention is applicable to any device capable of photoelectric conversion.

It should be understood that the embodiments disclosed herein are illustrative and non-restrictive in every respect. The scope of the present invention is defined by the terms of the claims, rather than the description above, and is intended to include any modifications within the scope and meaning equivalent to the terms of the claims.

Reference Signs List

AL insulating film (upper antireflection coating); AL1 of sidewall SW or the like under insulating film AL can be 55 lower insulating film; AL2 upper insulating film; AR antireflection coating; ARS 1, ARS2 end surface; ATR transistor for amplification; CH contact hole; CI cap insulating film; GE gate electrode layer; GI gate insulating film; HRL high-refraction-index film HRL; II, II2 interlayer insulating film; IL interconnection layer; LE lens; NR1, NR3 n-type region; NR2 n-type LDD region; PD photodiode; PL contact plug; PR p⁺ region; PR1, PR1A, PR2, PR3, PR4, PR5, PR6 photoresist pattern; PS vertical signal line; PW p-type well region; PWS power supply line; PX pixel; RTR transistor for resetting; SL stack film (lower antireflection coating); SL1 lower insulating film; SL2 upper insulating film (intermediate insulating film); SL3 upper insulating film; SS selection signal

line; STR transistor for selection; SUB semiconductor substrate; SW sidewall; TS transfer signal line; and TTR transistor for transfer.

The invention claimed is:

- 1. A solid-state image sensing device having a first pixel and a second pixel for sensing images of light of colors different from each other, comprising:
 - a first photoelectric conversion portion corresponding to said first pixel;
 - a second photoelectric conversion portion corresponding to said second pixel;
 - an insulating gate field effect transistor portion having a gate electrode layer;
 - two first films formed on said first and second photoelectric conversion portions respectively; and
 - a sidewall insulating film formed on a sidewall of said gate electrode layer, wherein:

20

- a first film, among said two first films, formed on said first photoelectric conversion portion and a second film, among said two first films, formed on said second photoelectric conversion portion have structures different from each other, and
- said first film formed on said first photoelectric conversion portion includes a lower film and an upper film located on said lower film and covering an end surface of a pattern of said lower film, and
- said sidewall insulating film being implemented by said lower film.
- 2. The solid-state image sensing device according to claim 1, wherein
 - said first film formed on said first photoelectric conversion portion has a thickness greater than a width of said sidewall insulating film.

* * * * *